Turkish Online Journal of Qualitative Inquiry (TOJQI) Volume12, Issue 5, July 2021: 3197-3205 Research Article

Random Testing of 3-cell NPSF in memories usingLFSR and NLFSR

K L V Ramana Kumari¹, M Asha Rani², N Balaji³, K Damodar Rao⁴

Abstract

This paper proposes a new check analysis method for testing of NPSF defects in wide range access memories. LFSR and NLFSR's are used asaddress generators to select a particular cell in thememory. Single bit change sequences are used as a testpatterns to find the active faults. It has one fault cell and two forced unit. It is used to perceive the ANPSF impact on base cell by way of switching of patterns in the corresponding deleted neighborhood cells. The whole ANPSF ideal structure for memory testing is advanced the use of Verilog HDL. The random testing method gives the better performance than the conventional methods. The testing method is implemented using Vivado 14.7 and Nexys four DDR Artix 7 FPGAboard.

Keywords: Active Neighborhood Pattern Sensitive Fault (ANPSF), Three cell neighborhood, Hamiltonian and Gray pattern generator, Vivado 14.7, Nexys Artix Seven.

I. INTRODUCTION

Fast enlarge of closeness inside the built-in circuits has an immediate impact on memory. On other hand, the capability of arbitrary-access memory chips rise, for that reason enhances the test process and cost; on the opposite hand, closeness of memory laps grows, consequently extra failure modes and faults acquired be seized under consideration so as to get a sincere best product. [1] Accordingly, there are two conflicting constraints that require to be addressed when taking a test algorithm, lowering quantity of memory operations so as to permit wide capacity memories to be examined The block subsists of a base cell along with consequently the excluded block. the bottom unit is that the unit underneath test. The neighborhood with the bottom cell excluded is named the excluded block. NPSFs are frequently viewed with reference to all eight excluded neighborhood cells [3]. The proposed approach compresses the overall setup constraint when in variation with the traditional method and the ANPSF structure is passed down to identify the inaccurate pattern according to the excluded locale cells. This journal is inventoried as follows. phase II explains about the faults, LFSR and NLFSR shift registers. Phase III proposed methodology for ANPSF testing. Section IV illustrates the stimulation results and forming report with the FPGAimplementation on Nexys Artix 7. Section V about the conclusion.

II. PATTERN SENSITIVE FAULTMODEL

¹Electronics and Communication Engineering Department, VNRVJIET, Nizampet, 500090, India

²Electronics and Communication Engineering Department, JNTUH, Hyderabad, 500085, India

³Electronics and Communication Engineering Department, JNTUK, Kakinada, 533005, India

⁴VLSI System Design, VNRVJIET, Nizampet, 500090, India

A pattern Sensitive fault may take place when the value of cell or the ability to change the value is influenced by the value of other cells in the memory.[4] The NPSF consists of a base cell and the deleted neighborhood. The base cell is the cell under test. The neighborhood with the base cellexcluded is called the deleted neighborhood. The NPSFs are of three types.[4]

Types of NPSF

Types of NPSFs are classified based on the transitions of base cell and deleted neighborhood cells.

Passive NPSF: The base cell failed to change its value by the influence of neighborhood cells.[5]

Static NPSF: The neighborhood cells forced to change the value of the base cell.[5]Active NPSF: The base value transition changes occurs due to the change in single transition of the neighborhood cells.[5]



III. Proposed Methodology for ANPSF Testing



Linear Feedback shift Register

In Digital circuits a shift register is a type of sequential logic circuit, mainly for storage of digital data. A LFSR be a shift register whose enter bit is linear characteristic of its preceding state, the LFSR usually used linear characteristic of single bits is exclusive-or (XOR).[6] LFSR has a well-chosen feedback function that can produce a sequence of bits that appears random and has a very long cycle. The LFSR have to be initialized, with seeded nonzero value. This can be constructed from simple shift registers with a small number of exor gates and mainly used for Random number generation, counters and error checking and correction [6]. The advantages of LFSR are it has a very little hardware and high- speed operation. The LFSR can be constructed from a degree n primitive polynomial.



Fig.2 Block Diagram of LFSR

Non-Linear Feedback shift Register

A Non-linear feedback register (NLFSR) is a shift register whose enter bit ought to additionally be a Non-linear characteristic of its preceding state. The NLFSR gives correct fault coverage when evaluate to LFSR. It consumes low power when evaluate to LFSR. The NLFSR can be constructed from a degree n primitive polynomial [6].



Fig.3 Block Diagram of NLFSR

A. ANPSF Architecture

The figure of ANPSF illustration, LFSR/NLFSR procures an ordered arrangement being address beacon to write/read data into memory.[7] The LFSR/NLFSR is used as an address generator for selection of row and column of the memory. When write_read signal is high the address registered with the patterns from the chosen sequence is drafted in to 3 type neighborhood cells.[8] When the write_read signal is low the input sequences are generated from the selection of row and column, A negligence patterning may take place, if there is a conversion of base cell on detected of any transition on the deleted local cells. The output of middle bits from the memory and the input centrebits are compared using the exor. The comparator determines that the output is fault free or types of faults (Active faults).

IV. Simulation Results For LFSR

The simulation results for testing the memory for detecting the ANPSF faults.

																							-			
Name	Value	_	1,900 ns	2,00	0 ns		2,100 n	5	2,20	0 ns		2,300 r	ns Luuu	2,40	0 ns		2,500	ns Lluu	2,6)0 ns		2,700 r	s Luu	2,	800 ns	2,900 ns
• Weight op[2:0]	4		Х			0	4	6	2	3	7) 5	(1)	0	1	3	2 () 6	X 7	5	4) ()	4	<u> (</u> 6	2 3	(7)
🕼 clk	1	J		Л	ЛЛ	U	ЛЛ	ſΠ	Л	ЛЛ	Л		பி	Л	ЛЛ	ЛГ	JU	UU	ЛЛ	ЛЛ	U	ЛЛ	ЛЛ	Л	UUU	١IJ
🕼 rst	0	_																								
🔓 w_r	1										Л						Л							Л		
▶ 🔰 r[2:0]	110		XXX									1	111												110	
▶ 👹 c[2:0]	111		XXX															111								
▶ 🚮 in[2:0]	0		Х			4	6	2	3	7	5) 1) ()	1	3	2	(6) 7	5	4	0	(4	6	X 2	3 7	5
# pat[63:0,5:0]	[111111_011111,1011	[1	1111,011111,10	111,	010111,1	1010	11,0101	01,1010	10,11	0101,0	11010	,001101	1,100110	,1100:	11,0110	001,10	1100,1	10110,1	11011	,011101	1011	10,110	11,011	011,1	101101,01011	0,001011,10
▶ 駴 s[5:0]	111110														11	1110										
base[15:0]	0011110000111100		XXXXXXXXXXXXX	xxx	X X	XX	XX	XX	XX	XX	XX	XX	XX)	XX	XX	XX	XX.	. <mark>XX</mark>	XX	X0					00111100001	11100
Memorycell[15:0]	0011110000111100	Х	000000000000000000000000000000000000000	XX)	XX)	XX	XX	XX	XX	XX	XX	XX	XX)	XX	XX	XX	XX.	. XX	X0					001	11100001111	00
Image: Margina Marg	[000,100,110,010,01										[000	100,11	0,010,01	1,111,	101,00	1,000,	001,01	1,010,1	10,111	,101,10	0]					
▶ 👹 c1[15:0]	000000000000000000000000000000000000000		XXXXXXXXXXXXX	xxx	X X	XX	XX	XX	XX	XX	XX	XX	XX)	XX	XX	XX	XX.	. XX	XX	X0					000000000000	0000
																								ł	Fault F	ree

Fig.4 ANPSF Fault Free Identification of Fault free condition by showing all the C1 register values 0000000000000.

Active Left Faults (Hamiltonian Sequences)

When there is a rise transition take place in the sequence of the left bits 000 to 100, the base value changes 0 as 1.011 to 111, the base value changes to 1 as 0.

Name	Value		2,300 ns	2,400 ns	2,500 ns	2,600 ns	2,700 ns	2,800 ns	2,900 ns	3,000 ns	3,100 ns
▶ 👯 op[2:0]	6	2 3 7	(5)1)	0 1 3	2 6	7 5 4	<u> </u>	6 2 3	(7)(5)	1 (0) 1	<u>) 3 (2 (</u>
la clk	1	UUU	JUUU	JUUU	JUUU	LUUU		JUUU	JUUU		
la rst	0										
l <mark>a</mark> w_r	1										
▶ 👹 r[2:0]	6			7					6		
▶ 👹 c[2:0]	7							7			
▶ 👹 in[2:0]	7	3 7 5)1)0)	1 3 2	6 7	5 4 0	4 6	2 3 7	(5)1)	0 (1 (3	2 6 (
pat[63:0,5:0]	[111111,011111,10]	[111111,0111	11,101111,01011	1,101011,010101	101010,110101,	011010,001101,1	00110,110011,011	001,101100,1101	10,111011,01110	1,101110,110111,	011011,101101,0
▶ 👹 s[5:0]	111110							111110			
base[15:0]	0011110000111100	XX XX	XX XX X	XX XX XX.	. (XX (XX)	XX X0 (00111100001111	.00
memorycell[15:0]	0011110000111100	XX XX	XX XX X	XX XXX XXX.	. (XX (XX)	X0			00	11110000111100	
Image: Margina American International Int	[000,100,110,010,					[000,100,1	10,010,011,111,10	1,001,000,001,01	1,010,110,111,10	1,100]	
▶ 👹 c1[15:0]	000000000000000000000000000000000000000	XX XX	XX XX X	XX XX XX.	. (XX (XX)	XX X0 X				000000000000000000000000000000000000000	00
▶ 📕 c2[15:0]	0000000000100010	XX XX	XXXXXXX	xx <mark>x</mark> xx xx.	. <mark>XXX XXX X</mark>	XX X0 🖊				00000000001000)10
									Active L	eft R ise	Fault

Fig.5 Identification of Active Left Rise Fault by showing the change in C2 as 000000000100010.

Name	Value			2,40	0 ns		2,500 r	IS I I I I I	2,60)0 ns		2,700) ns		2,800	ns		2,90) ns		3,000	ns		3,100	ns		3,200) ns	ĥ
▶ 👹 op[2:0]	4	5	(1)	0	(1)	3	2 (6	X 7) 5	4			4)(6	2) 3			5 (1)	0	(1	3 (X	2)(6	7)	5
1 clk	1	Л	ΠU		ЛЛ	ЛГ	ЛЛ	ЛЛ	ЛЛ	ЛЛ	Л	LU	UL	Л	JU	Ul	Л	Л	ПЛ	Л	JU	U	Л	JU	U	Л	JU	W	U
1 rst	0																												
li∎ w_r	1								九					U			Л			Ш						U		U	
▶ 🔰 r[2:0]	4					7														6					_				
▶ 🐝 c[2:0]	7																	7							_				
▶ 👹 in[2:0]	0	1		1	3	2) 6) 7) 5	(4	0	1		6)	2)	3	7 (5)(1)(0)	1) 3	<u>)</u> 2	20	6 (7	5)	4
b dt[63:0,5:0]	[63, 31, 47, 23, 43, 21,		[63,	31,47,	23,43,2	21,42,	53,26,1	3,38,51	,25,44,	,54,59,2	9,46,	55,27,	,45,22,	,11,37	,18,9,	36,50	,57,2	8,14,7	,35,17,	40,52	,58,61	,30,1	5,39,1	9,41,2	0,10,	5,34,4	9,24,	12,6,3,7	33,16,
▶ 🐝 s[5:0]	62																	62							_				
base[15:0]	0011110000111100	Х	XX	XX	XX	XX	XX	XX	XX	X0												00111	11000	11110)0				
Memorycell[15:0]	0011110000111100	Χ	XX	XX	XX	XX	XX	XX	X0)											001	1110	00011	1100	_				
Mamilton_gray[0:15,2:0]	[000,100,110,010,01											[00	0,100,	110,0	10,01	l,111	,101,(001,00	0,001,	011,0	10,11	0,111,	,101,1	00]	_				
▶ 👹 c1[15:0]	00000000000000000000	Х	XX	XX	XX	XX	XX	XX	XX	X0												00000	00000	00000)0				
▶ 👹 c2[15:0]	0000000010001000	Х	XX	XX	XX	XX	XX	XX	XX	X0												00000	00001	00100)0				
																			Ac	tiv	۶I	ef	t F	511					
																			m	uv		N I	L I	an					
																			Fa	ult									
	I																												

Fig.6 Identification of Active Left Fall Fault by showing the change in C2 as 0000000010001000.

A. Simulation Results For NLFSRActive Right Faults (Gray Sequences)

When there is a rise transition take place in the sequence of the right bits 000 to 001 the base value changes 0 as 1. 110to 111, the base value changes to 1 as 0.



Fig.7 Identification of Active Right Rise Fault by showing the change in C2 as 0010001000000000.

Name	Value		1,400 ns	1,600 ns	1,800 ns	2,000 ns		2,200 ns	2,400 ns	2,600 ns	2,800 ns	3,000 ns	3,200 ns
▶ 🌃 op[2:0]	4			Х		0(4)6)	2 3 7 5 1	01326	7 5 4 0 4	6 2 3 7 5	10132	6 7 5
🕼 clk	1	W					NU						
🕼 rst	0												
🖌 w_r	1						JU	uuu	h	hnn	huu	huuu	UΠ
▶ 駴 r[2:0]	4			Х				7			(j	
▶ 👹 c[2:0]	7			Х							7		
▶ 👹 in[2:0]	0			Х		0/4/6	5/2/	3 7 5 1 0	1/3/2/6/7)5/4/0/4/6	23751	01326	7/5/4
# pat[63:0,5:0]	[47,23,43,53,26,13,	[4	7,23,43,53,26,13,	38,51,57,60,62,63	,31,47,23,43,53,	26,13,38,51,	57,60,	62,63,31,47,23,4	3,53,26,13,38,51	1,57,60,62,63,31,4	17,23,43,53,26,13,	38,51,57,60,62,63	,31,47,23
▶ 👹 s[5:0]	31								31				
base[15:0]	0011110000111100		XX	000000000000000000000000000000000000000	x	XX	.))			X <u>X</u> X		00111100	0111100
Memorycell[15:0]	0011110000111100		XXX	xxxxxxxxxxxx	(.))			X		0011110000	111100
Mamilton_gray[0:15,2:0]	[000,100,110,010,01					[(000,10	0,110,010,011,11	11,101,001,000,0	001,011,010,110,1	11,101,100]		
▶ 👹 c1[15:0]	000000000000000000000000000000000000000		XX	000000000000000000000000000000000000000	x	XX	.))),))		00000000	0000000
▶ 👹 c2[15:0]	1000100000000000		XX	000000000000000000000000000000000000000	x	<u>`</u> \\.	.))),		10001000	0000000
											Activo D	icht fall	
											Acuve I	ugin lan	
											Fault		

Fig.8 Identification of Active Right Fall Fault by showing the change in C2 as 100010000000000.

B. FPGAImplementation of Memory

If row=5, column=4 when w_r=1 input=110,w_r=0 output=110 are shown below.



Fig.9 FPGAImplementation of Memory on NexysArtix 7 FPGA

If row=5, column=4 when w_r=1 input=011, w_r=0output=011



Fig.10 FPGAImplementation of Memory on NexysArtix 7 FPGA

C. Synthesis Report

The synthesis report of ANPSF fault is generated using Xilinx ISE tool.

Parameters	Device
	Utilization
Slice Registers	37
Flipflops	37
Slice LUTs	69
Occupied Slices	45
LUT Flipflop pairs	72
Fully used LUT pairs	34
Clock Period(ns)	1.921
Maximum Frequency (MHz)	520.874
Input Arrival time(ns) before clock	1.538
Output Arrival time(ns) after clock	0.746

V. Conclusion

Random testing of Three cell NPSF testing is performed in this paper. LFSR and NLFSR are used as address generators to select the particular cell in the memory, Hamiltonian and gray pattern is applied as test pattern on the cell. Read the centre cell value from the memory, and determine the type of fault as per the bit positions of the centre cell. The testing operation is implemented using Artix seven FPGA board.

References

- 1. In 2019 N. Varun Teja and E. Prabhu has defined on test pattern generation using NLFSR.
- 2. In 2002, other efficient detecting faults and testing the patterns were proposed whichinvolved multiple backgrounds.
- 3. Huzum, P. Cascaval, "A Multiback ground March Test for Static Neighborhood Pattern-Sensitive Faults in Random-Access Memories" 2012.
- Anu Samanta, Mousumi Saha, Ajay Kumar Mahato "BIST Design for Static Neighborhood Pattern Sensitive Fault Test", International Journal of Computer Applications, iC3S-2012.
- 5. Muddapu Parvathi, N. Vasantha, K. Satya Prasad, "Modified March C with Concurrency in Testing, For Embedded Memory Applications", International Journal of Electrical and Computer Engineering (IJECE), Vol.2, No.5, October 2012, pp. 571-576, ISSN: 2088-8708.

- 6. M. Miroschnyk and D. Karaman has proposed a practical method for sequence generator using non-linear feedback shift registers.
- "Essentials of Electronic Testing for Digital, Memory and Mixed Signal Vlsi Circuits", by Michael L. Bushnell, Vishwani D. Agrawal, Kluwer Academic Publishers, New York, Boston, Dordrecht, London, Moscow, eBook ISBN: 0-306-47040-3.
- Julie R.R., Wan Zuha W.H and R.M. Sidek, "12N Test Procedure for NPSF Testing and Diagnosis for SRAMs", ICSE 2008 Proc., Johor Bahru, Malaysia, 1-4244-2561- 7/08/2008 IEEE, PP: 430-435.