Design and Analysis of Low Power High Speed Sense Amplifier for Memory Application

Turkish Online Journal of Qualitative Inquiry (TOJQI) Volume 11, Issue 4, December 2020: 1736-1747

Design and Analysis of Low Power High Speed Sense Amplifier for Memory Application

Dr. V. Saminandan,

B.Tech, M.Tech, Ph.D. Miste, Professor in Ece Dept In Pondicherry University.

S. Farooq Anwar,

M.Tech (Ph.D.) In Ece Department Pondicherry University.

Abstract: Sense amplifiers are extensively used in memory. Sense amplifiers are one of themost vital circuits in the periphery of CMOS memories. We know that memory is the heart ofall digital systems. Today all worlds are demanding high speed and low power dissipation aswell as small area. We know that speed and power dissipation of memory is overall dependsupon thesenseamplifierweused and theirperformancestronglyaffects both memoryaccess time, and overall memory power dissipation. So it is important to design a goodsense amplifier which performs well in both speed and power dissipation. In this dissertation, an implementation of a most efficient sense amplifier is done by comparing the best knownsense amplifier in today. The dissertation focuses on design, simulation and performanceanalysis ofsenseamplifiers.

In this paper, current latch sense amplifier and body bias controlled current latch senseamplifier are designed and results compared. The result shows that the body bias controlledcurrentlatchsenseamplifierisperformingbest. The result also shows an ovelsense amplifier which consumes small power at same time its speed is faster than other sense amplifiers. All the designs have been implemented, synthesis and simulated on 180 nm CMOS technology using tanner tool version 16.1.

Index Terms— Sense amplifier, offset in sense amplifier, advanced current latched sense amplifier, recharged circuit.

INTRODUCTION

Digital system design in an amazing and emerging field now days. Each and every digitalsystem has adequate memories. In memory today the CMOS memories are used in a

muchgreater quantity than all the other types of semiconductor integrated circuit. SRAMs areused as large caches in microprocessor cores and serve as storage in various inputs on asystem-on-chip like graphics, audio, video and image processors. SRAMs also used in highperformancemicroprocessorsandgraphicschipssoforeachgenerationtobridgetheincreasing divergence in the speeds of the processor and the main memory we need highspeed requirements.At the same time, SRAMs used in application processors which go intomobile,handheldandconsumerdeviceshave

verylowpowerrequirements.Sopowerdissipation has become an important consideration both due to the increased integrationandoperatingspeeds,aswellasduetotheexplosivegrowthofbatteryoperatedappliances.

Aswithotherintegratedcircuitstoday, CMOS memories are required to increase

speed, improve capacity and maintain low power dissipation.

To read the contents of this memory a sense amplifier is used. The sense amplifier converts the arbitrary logic levels of bitlines to the digital logic levels which required running the peripheral Boolean circuits of outside world of memory. In the SRAM data path, switching of the bitlines, I/O lines and biasing the sense amplifiers consume a significant fraction of the total power. Mainly performance of memory depends on the performance of SA such as delay and power dissipation.

So the sense amplifier is one of the most circuits in the periphery of CMOS memories. Speedand power dissipation of the memory is mainly depends on types of sense amplifier used. Soperformance of SA strongly affects both memory access time, and overall memory powerdissipation.

Power dissipation was not the main issue' just proper output and the circuit operation wasthemainpreference. The low power intendincircuit designisused because of:

1. If the system dissipates high power, then extra design is required for the cooling system, thus the esystem will be comevery bulk yand will not be portable

2. Duetotheextracoolingsystemthecostofthesystemwillincrease.

3. Due tothesky-scraping power dissipation theperformance and reliability of thesystemdecreases

4. Memory is the main and important field of design. Today the size of the memory isdecreasing and the storing capacity is increasing. As the storing capability is increasing, the time response for the data writing and reading from the memory should be very fast. For this purpose different types of sense amplifiers are used.

1737

NECESSITYOFSENSEAMPLIFIER

Inthememory, it is common to reduce the voltages wing on the bit lines to avalue significantly below the supply voltage. This reduces both the propagation delay and the power consumption. Noise and other disturbances may be occurred in the memory array for this sufficient noise marginis obtained even for these small signals wings. During the interfacing of the memory to the external field, the amplification of the internal swing is required. This is achieved by the sense amplifiers. Design of a high performance and efficients ense amplifier is a memory of a reliable and fast sense amplifier is a big problem in itself. Sense amplifiers play amajor role in the functionality, performance and reliability of memory circuit. Reduction in delay and power is a curred by using sense amplifier in memory circuits.

The designed sense amplifier should be standard and capable to support the current SRAMdesignwithoutsignificantlyaffectingtheotherdevicesofperipheralsofSRAM.

BASICOFSENSEAMPLIFIER

A sense amplifier is an active analog circuit that reduces the time of signal propagation froman accessed memory cell to the logic circuit located at the periphery of the memory cellarray, and used to detect small variation on bitlines of memory and produce full voltageswing it means that converts the arbitrary logic levels occurring on a bitline to the digitallogic levels of the peripheral Boolean circuits. The sense amplifier circuit has to operatewithin the conditions which are set by the operation margins. Operation margins in a digitalcircuit are those domains of voltages, current and charges. These domains unambiguouslyrepresentdatathroughouttheentireoperationrangeofthecircuit.Operationmargind epends on the circuit design, processing technology and environmental conditions. Senseamplifiers, usedwithmemorycells,arekeyelementsindefiningthe performanceandenvironmentaltoleranceofCMOSmemories.Becauseoftheirgreatimportancein memory designs, sense amplifiers became a very large circuit-class. CMOS memories are used in amuch greater quantity than all the other types of semiconductor integrated circuits, andappearinanamazing variety of circuitorganizations. Memory Sensing and amplifying the information signal which transfers over memory cell tobit lines are the most important ability for a sense amplifier. However, to sense the datacorrect and fast turn into more and more difficult when the operational voltage scales downto low voltage. In an integrated circuit "sensing" means the recognition and resolve of thedata content of a selected memory cell. The sensing may be "nondestructive," when theinformationcontentoftheselectedmemorycellisunaffected(e.g.,inSRAMs,ROMs,PROMS, etc.), and "destructive," when the information content of the selected memory cellmaybealtered(e.g.,inDRAMS,etc.)bythesenseoperation.Sensingisperformedinasensecircuit.



Fig.1MemoryArchitecture

DESIGNIMPLEMENTATIONANDSIMULATIONOFSENSEAMPLIFIERS

On the modern rends quick memories are highly required with low power consumption. The low power and low voltage CMOS techniques were applied extensively in analog andmixed mode circuits for the compatibility with the present IC technologies. Low powerconsumption can be achieved by using sense amplifiers which are main part of CMOS memory. Parasiticcapacitanceismuchhigherifmemoryisofhighdensity.Thelargecapacitance is an issue to make our each cell more energy to charge means low to sense amplifier. To achieve a faster memory and less power dissipation we have design to sense amplifiers as. Increase innumber of cells per bit line which will increase the parasitic capacitance. Minimizesupplyvoltageleadtoshortnoisemarginthataffectsthesense amplifier reliability. To maintain small voltage swing over the bit line. increase the area of each cell for design more memory on the chip which decreased the load on bit line. The wide range of applications of sense amplifier as it provides a photovoltaic system whichusually stores enough energy for uncertainty in availability of solar radiation due staticallynature of biosphere. These typical ICs are the complex component to measure the chargebattery and discharge current. sense amplifiers plays a very smart role to maintain thereliability, accuracy and extended battery life by cutting power down over certain region to control heat. Mainly two types of SRAM sense amplifier linear amplifier and latch typeamplifier.

As previously discussed in chapters about various sense amplifiers, it is found that somesense amplifier consume less power but with more delay than other consume slightly morepower but speed (with less delay) is relatively large. In this dissertation I propose a newsensing scheme which has less delay, more sensitivity than previously discussed with lesspowerconsumption.Thischapterdividedintofourparts.

- Currentlatchsenseamplifier
- Latchoperation
- TheSizingConsideration
- Body-biasedcontrolledCurrentlatchsenseamplifier

These sense amplifiers made using with the help of Tanner tool V13.1.

CURRENTLATCHSENSEAMPLIFIER(CLSA)

Latch-typesenseamplifiers, or sense amplifier based flip-

flops, are very effective comparators. They achieve fast decisions due to a strong positive feedback and their differential input enables a low offset. The sense amplifiers circuit is the heart of memory. The sense amplifiers are mainly designed to read the memory contents and amplify them toproper level using at logic circuits around memory. Sense amplifiers (SA) are hence widelyapplied in, for example, memories, A/D converters, data receivers and lately also in onchiptransceivers have become especially popular because of their high input impedance, fullswingoutput and absence of static power consumption. A good SA has the following properties namely, minimum sense delay, minimum power consumption, proper gain foramplification, of minimum layout highly reliable, less number cascading area. of togroundforlowvoltageoperationandtolerable transistorsfromsourcevoltage to environment. This kind of sense amplifier circuit is designed for increased speed, sensitivity with red ucedpowerconsumption. This design combines aspects from the latchbased voltage modes ense ampl if ierand the differential Current Latch Sense Amplifier is based on voltage modes ense amplifier. It is all the sense and the sense amplifier of the sense amsoclassified indifferential type voltage sense amplifier. In this amplifier two cross-coupled inverters areused which give positive feedback as in latch type sense amplifier. But here the

bitline isisolated from its output by using extra two nMOS transistors. Soit has very high inputimpedance.TheCLSAisshowninFig2

CIRCUITCONFIGURATION

Itconsistsof5nMOSand4pMOStransistorsnamelyMN1,MN2,MN3,MN4,andMN5.



Fig.2CurrentLatchSenseAmplifier(CLSA)

MN1, MP1, MN2 and MP2 make two inverters connected in cross coupled manner givepositive feedback in circuit.MN3 and MN4 are used to couple bitlines to CLSA amplifier.MP3and MP4 are precharge transistors. The capacitor C represents the column capacitance of bitlines for filling of SRAM in circuit. The sense amplifier has following ports namely Vsae, vout, voutb, bl, blb. The bl and blb are column bit lines of SRAM. The signals are given to the**Vsae**which control the precharge and enable CLSA.The amplified output is taken from **Vout**nodeandcomplimentaryoutputat**Voutb**node.

WORKINGOFCURRENTLATCHSENSEAMPLIFIER(CLSA)

The sense amplifier is pre-charged in other words it is reset before sensing the bitlines. Thisactionclearsthepreviouslylatcheddataandchargedtheoutputnodestothesupplyvoltage.

When the control signal **Vsae**, is at 0 logic means (low voltage) the pre-charge transistor MP3 and MP4 turned on so the output nodes are charged to supply voltage V_{DD} . When the sense amplifier enable signal Vsae is at high, the precharged transistors MP3 and MP4 turned off. But at this time transistors MN5 turned on so the drain of MN5 is pulled down to ground level. Due to this now, transistors MN3 and MN4 are working as a common source differential a mplifier.

Design and Analysis of Low Power High Speed Sense Amplifier for Memory Application



Fig.3CurrentLatchSenseAmplifier(CLSA)withdifferentW/Lratio

Due to the voltage difference developed by bit lines, bl and blb is transferred to drain nodesoftransistorsbythecommonsourcedifferentialamplifier. AtthistimeVoutandVoutbstartsdis chargingsupposeblatV_{DD}andblbatV_{DD}- Δ Vvolts. ThisresultgivesmorecurrentflowthruMN3 than MN4.Due to this **Vout**node discharged rapidly than **Voutb**. Because out noderapidly discharging, when it reach at enough low level of voltage at this time the MN2 startstoonstate. Sotheveryhighpositivefeedbacksloopworkveryinventively. Thisactioncausesout b node charged to V_{DD} level and out node to ground GND. Here transistor MN5 works ascurrent source and transistor MN1, MP1, MN2 andMP2 work as latch and produce very highgain due to positive feedback. The speed of sense amplifier is depends on the how fastoutput nodes get charged thru pre-charging transistors. So by proper design pre-charge timekept as small as possible. CLSA performed sensing and amplification using withoutanycurrentfrombitlinestooutputssothesenseandpre-chargepowerdissipationcanbe reduced. Themaindrawbackisthatituse4stagesoftransistorcascadedfromV_{DD}toGND. Itgive results that CLSA not work at very low voltage due to very low differential current sospeedisslowatlowV_{DD}.

RESULTANALYSISANDCOMPARISON

InthischapterhereweshowthattheSimulationresultsofallimplementedsenseamplifiers.Function of designs is verified by using simulated based verification. This verification ensures that the design is functionally correct when tested with given set of inputs. Designed

sense amplifiers have been implemented and simulated on Tanner tool in 180 nm technology.

CurrentLatchSenseAmplifier(CLSA)

In this section I show the simulation results of Current Latch Sense Amplifier (CLSA). The simulation time is taken for CLSA amplifier is 60 neno seconds. The simulation waveform of the CLSA is shown in figure 5.1. Figure 5.1(a) shows the simulation waveform of the CLSA atV_{DD}=5Volt. V_{sae} given in pulses of 0.5 duty cycle with time period of 10n seconds both rise andfall time is 1n seconds. Similarly bit input to V_{bl} is in bit form and in sequence of 10101 and inverse of this is V_{blb}. The total simulation time is 60 neno seconds.



(b)

Fig. 4 Simulation waveforms of the Current Latch Sense Amplifier (CLSA) (a) for Bit Voltage (b)

ForConstantVoltageDifference

Similarly figure 5.1 (b) shows the wave form at VDD at 5 volts, Vblat 5 volts and Vblbtaken at 100% (b) shows the wave form at VDD at 5 volts, Vblat 5 vol

4.25volts.ThefunctionallythisisshowninwaveformthatwhenVsaeisatlowvoltsseeninv(Vase),the amplifierpre-chargedtoVDD.WhenVsaeisathighlevelthensenseamplifierisinsensing mode so Vout should be 0volt if Vbl is at 5volt otherwise if Vblb is at 5 volts its valueatfullswingvaluewhichis5volts.WeobtainedreversevalueforVoutbnodewhichisshownasV outbvalue.

Table1CLSAoperation

Vsae	Vbl	Vblb	Vout	Voutb	Remark
5V	5V	4.5V	0V	5V	Insensemode
0V	5V	4.5V	5V	5V	Inpre-chargemode
5V	4.5V	5V	5V	0V	Insensemode
0V	4.5V	5V	5V	5V	Inpre-chargemode

Thisisalsotrueforpulseinputs.

PowerdissipationofCLSA

The figure 4 shows the power dissipated by the Current Latch Sense Amplifier at VDD equal to 3V. This dissipation is measured for 100 nseconds.



Fig.Simulationwaveformofpowerdissipation of CLSA

VDD	Pre-ChargeDelay	PowerDissipation(µ	NoiseMarginV _{IL}	NoiseMarginV _{IH}
	(ps)	W)		
(V)			(V)	(V)
5V	179	120.505	1.825	2.64
4V	211.13	74.045	1.315	2.06
3V	221.98	28.13	0.680	1.51
2V	241.04	12.695	0.605	1.055
1V	467.59	5.25	0.436	0.628

Table2V_{DD}versusPre-ChargeDelay,PowerDissipationandNoiseMarginofBB-CLSA

CONCLUSIONANDFUTURESCOPE

Conclusion

In this dissertation Body Bias Controlled Current Latch Sense Amplifier has been designed and simulated using 180nm CMOS technology of tanner tool at a various supply voltagefrom1.0Vto5.0V.ASenseAmplifierisspeciallyproposed inthis dissertation as it is the heart of the Memory. Especially I proposed a BB-CLSA for low power and high speed operations in SRAM. This proposed Sense amplifier is compared with nearest basic Current Latch Sense amplifieras

• The power consumption of proposed BB-CLSA has been reduced from 47% to 87%comparedtoconventionalCLSA.

• Speed of proposed Sense amplifier is increased by 10% as compared to conventionalCLSA.

• NoiseMarginandSensitivityofproposedsenseamplifierisimprovedconsiderably.

• BodyBiasmethodisusedforhighspeedatlowpowerdissipationoperation.

• Only 44% more transistors are used to reduce about 87% power dissipation and toget10% more high speed operation.

FutureScope

However some aspects of the goal have been achieved using this design, but still a betterSense Amplifier can be build by some improvement in the circuit design. The SA can befurtherextendedandmodifiedbythefollowingpoints.

• Delaycanbefurtherreducedbyimprovingcircuitdesign.

• Affectofprocessvariationsandcornervariationsontheperformanceoftheproposedsensea mplifiersarenotincluded.Soeffectsofthesevariationsareremovedbyproperdesignofcircuitsandac curatesimulations.

Design and Analysis of Low Power High Speed Sense Amplifier for Memory Application

• Yieldmeasurementscanbedone

• The layout can also be designed using L-Edit of tanner tool by which area can becalculatedforchipfabrication.

• BodyBiasVoltageLatchSenseamplifierisdesignedforhighspeedoperation.

• In this design we use 180 nm technologies but latest technology 28nm and more canbeusedforbatterdesignandanalysis.

• The layout can also be designed using L-Edit of tanner tool by which area can becalculatedforchipfabrication

• Thedelayandpowerdissipationcanalsoreducedbyusinglowpowerandhighspeed techniques like VTCMOS, DTCMOS, and Adaptive CMOS and Adiabatic logictechnology.

REFERENCES

- [1] Yen-HueiChen, Shao-YuChou, QuincyLi, Wei-MinChan, DarSun, Hung-JenLiao, Ping Wang, Meng-FanChang, and HiroyukiYamauchi, "CompactmeasurementSchemes for Bit-Line Swing, Sense Amplifier Offset Voltage, and Word-Line PulseWidthtoCharacterizeSensingToleranceMarginina40nmFullyFunctionalEmbedded SRAM", *IEEE Journal Of Solid-State Circuits*, Vol. 47, pp.1-12, No. 4, April2012.
- [2] RaviDuttandAbhijeet."CurrentModeSenseAmplifierforSRAMMemory",*International Journal of Engineering Research & Technology (IJERT)* Vol. 1 Issue 3,pp.1-4,May –2012.
- [3] Maurice Meijer and José Pineda de Gyvez, "Body-Bias-Driven Design Strategy forAreaand Performance-Efficient CMOS Circuits", *IEEE Transactions On Very LargeScaleIntegration(VLSI)Systems*, Vol.20, No.1, pp.42-51, January 2012.
- [4] Vibhu Sharma, Stefan Cosemans, Maryam Ashouei, Jos Huisken, FranckyCatthoor, and WimDehaene, "8T SRAM with Mimicked Negative Bit-Lines and Charge LimitedSequential Sense Amplifier for Wireless Sensor Nodes", *IEEE Journal Of Solid-StateCircuits*, 978-1-4577-0704-9/10pp.531-534, 2012.
- [5] SampathKumarSanjayKrSingh,ArtiNoor,D.S.ChauhanandB.K.Kaushik,"Comparative Study of Different Sense Amplifiers In Submicron CMOS Technology",*International Journal of Advances in Engineering & Technology*, Vol. 1, Issue 5, pp.342-350,Nov2011.
- [6] Myoung Jin Lee, "A Sensing Noise Compensation Bit Line Sense Amplifier for LowVoltage Applications", *IEEE Journal of Solid-State Circuits*, Vol. 46, No. 3, pp. 690-694,March2011.
- [7] Anh-Tuan Do, Zhi-Hui Kong, Kiat-Seng Yeo, and Jeremy Yung Shern, "DesignandSensitivity Analysis of a New Current-Mode Sense Amplifier for Low-Power

1746

SRAM",*IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 2, pp.196-204,February2011.

- [8] MohammadSharifkhani, EhsanRahiminejad, ShahM. JahinuzzamanandManojSachdev, "ACo mpactHybridCurrent/VoltageSenseAmplifierwithOffsetCancellationforHigh-SpeedSRAMs", *IEEETransactionsonVeryLargeScaleIntegration(VLSI)Systems*, Vol. 19, No. 5, pp.883-894, May2011.
- [9] MasoodQazi, Kevin Stawiasz, Leland Chang and Anantha P. Chandrakasan, "A 512kb8T SRAM Macro Operating Down to 0.57V With an AC-Coupled Sense Amplifier andEmbeddedData-Retention-VoltageSensorin45nmSOICMOS", *IEEE Journal of Solid-State Circuits*, Vol.46, No.1, pp.85-96, January 2011.
- [10] Myoung Jin Lee, "A Sensing Noise Compensation Bit Line Sense Amplifier for LowVoltage Applications", *IEEE Journal of Solid-State Circuits*, Vol. 46, No. 3, pp. 690-694,March2011.
- [11] Michael Wieckowski, Gregory K. Chen, Daeyeon Kim, David Blaauw and DennisSylvester, "A 128kb High Density Portless SRAM Using Hierarchical Bitlines andThyristor Sense Amplifiers", *IEEE 12th Int'l Symposium on Quality Electronic Design*, pp.87-90,2011.
- [12] TakashiOhsawa, Kosuke Hatsuda, Katsuyuki Fujita, Fumiyoshi Matsuoka, and Tomoki Higashi, "Generation of Accurate Reference Current for Data Sensing inHigh-Density Memories by Averaging Multiple Pairs of Dummy Cells", *IEEE Journal of Solid-StateCircuits*, Vol. 46, No.9, pp.2148-2157, September2011.
- [13] Vibhu Sharma, Stefan Cosemans, Maryam Ashouei, JosHuisken and WimDehaene,"A 4.4 pJ/Access 80MHz, 128 kbit Variability Resilient SRAM With Multi-SizedSense Amplifier Redundancy", *IEEE Journal of Solid-State Circuits*, Vol. 46, No. 10,pp.2416-2430, October2011.
- [14] JosephF.Ryan, SudhanshuKhannaandBentonH, "AnAnalyticalModelforPerformance Yield of Nano Scale SRAM Accounting for the Sense Amplifier StrobeSignal", *IEEEInternationalSymposiumonLowPowerElectronicsandDesign(ISLPED)*, pp.297-302, August 2011.
- [15] YusukeNiki,AtsushiKawasumi,AzumaSuzuki,YasuhisaTakeyama,OsamuHirabayashi, Keiichi Kushida, Fumihiko Tachibana and Tomoaki Yabe, "A DigitizedReplica Bitline Delay Technique for Random-Variation-Tolerant Timing Generationof SRAM Sense Amplifiers", *IEEE Journal of Solid-State Circuits*, Vol. 46, No. 11, pp.2545-2551,November 2011.